

1 **Neural Flip-Flops IV: Lamprey Locomotion**

2 Lane Yoder

3 Department of Science and Mathematics, retired

4 University of Hawaii, Kapiolani

5 Honolulu, Hawaii

6 LYoder@hawaii.edu

7 NeuralNanoNetworks.com

8 **Abstract**

9 The lamprey is one of the most ancient of extant vertebrate species. It has
10 changed relatively little in 450 million years and is considered a prototype for all
11 vertebrates. Its primitive nervous system has been studied extensively, and the basic
12 architecture of the central pattern generator (CPG) that produces its anguilliform
13 swimming motion is well known.

14 Here it is shown that each segmental component of the lamprey's CPG is a JK
15 flip-flop, with additional excitatory inputs and feedback that cause all of the neurons'
16 states to oscillate. The JK flip-flop is the most widely used flip-flop design in
17 electronic computational systems because of its advantageous features. This is
18 apparently the first discovery that a known network of neurons functions as a logic
19 circuit. The lamprey's oscillator can be implemented with electronic hardware, and the
20 design is apparently unknown in engineering.

21 A simulation based on simple neuron responses to excitation and inhibition
22 illustrates the common period, phase relationships, and burst durations of the segmental
23 cells' oscillations. Simulation software for electronic logic circuits verifies the
24 simulated neuron responses, on vastly different time scales. The simulation methods
25 presented here may aid in further study of CPG neurophysiology. The architecture of
26 the oscillating JK flip-flop may aid in the development of artificial neural network
27 applications such as robotics.

28 **Key words:** lamprey, locomotion, central pattern generator, CPG, flip-flop, JK flip-
29 flop, oscillator, bursting neuron, explicit neural model, neural network, neuronal
30 network, robotics.

31 **1. Introduction**

32 Flip-flops are the basic building blocks of sequential logic systems, whose logic
33 gate outputs are functions of both the current inputs and the past sequence of inputs.
34 This article is the fourth in a series of articles that show how neurons are likely to be
35 connected to perform certain Boolean logic functions with networks composed of
36 neural flip-flops (NFFs). The first three articles [1-3] showed that NFFs and NFFs
37 configured as central pattern generators (CPGs) can produce the major phenomena of
38 short-term memory, electroencephalography, and the lobster's stomatogastric ganglion.
39 Three previous articles [4-6] explored the analog properties of neuron signals in
40 combinational logic operations, whose outputs depend only on the current state of the
41 inputs. A family of fuzzy logic decoders was shown to generate the phenomena central
42 to color vision and olfaction. All of these network designs show all of the neurons and
43 their connections explicitly, and their operation depends only on dynamic neuron
44 properties of excitation and inhibition. The networks are logic circuits that can be
45 composed of electronic hardware as well as neurons.

46 The six previous articles proposed novel networks of neurons that produce
47 known nervous system phenomena. The present article shows that a known network of
48 neurons functions as a logic circuit, and that this logic circuit's design is essentially the
49 same as a standard electronic logic circuit design. Each segmental component of the
50 central pattern generator (CPG) that controls the lamprey's swimming motion is a JK
51 flip-flop with set and reset inputs provided by excitatory neurons, each of which has
52 inhibitory feedback from the flip-flop's opposite memory bit output. This arrangement
53 is unstable, causing all of the cells' states to oscillate with a common period and various
54 phases and burst durations.

55 Besides the addition of set and reset cells that generate oscillations, the only real
56 difference between the lamprey's segmental component and a standard JK flip-flop is
57 an enabling signal from each input cell to the corresponding output cell. The selective
58 pressure that led to the lamprey's deviation from the modern JK flip-flop design is not
59 clear, but there are at least two possibilities. With excitatory input, the output cells do
60 not need to be spontaneously active. Spontaneously active cells may have been
61 unavailable or uncommon in the early evolution of vertebrate CPGs. Second,
62 electronic JK flip-flops are virtually always enabled by input from a clock. The
63 lamprey's enabling signals from the input cells may substitute for this timing function.

64 The lamprey's CPG has been studied extensively. Its basic organization of
65 synaptic connections is well known [7-12], although details are uncertain [13, 14]. One
66 of these details is that a group of neurons is commonly represented by a single neuron
67 symbol in simplified CPG figures. A group's size and organization of synaptic
68 connections may affect the periods, phases, and burst durations of the neurons'
69 oscillations. The lamprey's CPG has been simulated mathematically [9, 15], and the
70 CPG has been used as a model for artificial controllers that can produce swimming
71 movements [16].

72 **2. Methods**

73 The lamprey's CPG was simulated in MS Excel and CircuitLab. For the
74 implementation with neurons, the number t_i represents the time after i neuron delay
75 times. All neuron delay times are assumed to be equal, but minor differences would
76 not have a significant effect on the simulations. A JK flip-flop's outputs must be
77 opposite, so at time $t_0 = 0$, the neuron response of one of the outputs was initialized at 1
78 and the rest were initialized at 0. (If all responses are initialized at 0, the simulated
79 responses oscillate erratically.) For $i > 0$, the output of each neuron at time t_i was

80 computed as a function of the inputs at time t_{i-1} according to the neuron responses
81 derived below and indicated in the first figure. After a few neuron delay times, the
82 responses fall into periodic patterns. To verify the simulated neural implementation, an
83 electronic implementation was simulated in CircuitLab. The simulation software
84 initializes the states.

85 **3. Neural Boolean logic**

86 All Boolean logic results for the networks presented here follow from the
87 neuron responses to binary (high and low) input signals and the algebra of Boolean
88 logic applied to the networks' connections. Analog signals (intermediate strengths
89 between high and low) were considered in [1, 2] only to show how NFFs can generate
90 robust binary signals in the presence of moderate levels of additive noise in binary
91 inputs. That discussion will not be repeated here.

92 **3.1. Binary neuron signals**

93 Neuron signal strength, or intensity, is normalized here by dividing it by the
94 maximum possible intensity for the given level of adaptation. This puts intensities in
95 the interval from 0 to 1, with 0 meaning no signal and 1 meaning the maximum
96 intensity. The normalized number is called the *response intensity* or simply the
97 *response* of the neuron. Normalization is only for convenience. Non-normalized
98 signal strengths, with the highest and lowest values labeled Max & Min rather than 1
99 and 0, would do as well.

100 The responses 1 and 0 are called binary signals collectively and high and low
101 signals separately. If 1 and 0 stand for the Boolean truth values TRUE and FALSE,
102 neurons can process information contained in binary signals by functioning as logic
103 operators.

104 The strength of a signal consisting of action potentials, or spikes, can be
 105 measured by spike frequency. A high signal consists of a burst of spikes at the
 106 maximum spiking rate. For a signal that oscillates between high and low, the
 107 frequency of the oscillation is the frequency of bursts, not the frequency of spikes.

108 For binary signals, the response of a neuron with one excitatory and one
 109 inhibitory input is assumed to be as shown in Table 1. Of the 16 possible binary
 110 functions of two variables, this table represents the only one that is consistent with the
 111 customary meanings of "excitation" and "inhibition." Table 1 is also a logic truth table,
 112 with the last column representing the truth values of the statement X AND NOT Y. In
 113 simplest terms, the neuron performs this logic function because it is active when it has
 114 excitatory input *and* does *not* have inhibitory input.

115

Excitatory X	Inhibitory Y	Response
0	0	0
0	1	0
1	0	1
1	1	0

116 **Table 1. Neuron response to two binary inputs, one excitatory and one inhibitory.**

117 The response is the logical truth value of X AND NOT Y.

118 The AND-NOT gate is virtually never used as a building block in logic circuit
 119 design. Its significance for the networks presented here is that it can be implemented
 120 with a single neuron. It was shown in [5] that the AND-NOT gate, with access to high
 121 input, is functionally complete, meaning any logic function can be performed by a
 122 network of such components.


123 Some neurons are active spontaneously and continuously without excitatory
 124 input [17, 18]. In the figures, neurons with no excitatory input are spontaneously

125 active. The behavior of a spontaneously active neuron is assumed to be the same as a
 126 neuron with a high excitatory input.

127 3.2. Single neuron logic primitives

128 Fig 1 shows symbols for a few logic primitives. For several reasons that were
 129 detailed in [1], networks are illustrated with standard (ANSI/IEEE) logic symbols
 130 rather than symbols commonly used in neuroscience schematic diagrams. One of the
 131 reasons is that the symbols can be interpreted in two ways. As a logic symbol, the
 132 rectangle with one rounded side in Fig 1A represents the AND logic function, and the
 133 circle represents negation. The input variables X and Y represent truth values TRUE or
 134 FALSE, and the output represents the truth value X AND NOT Y. Second, Fig 1A can
 135 also represent a single neuron, with a circle representing inhibitory input and no circle
 136 representing excitatory input. If X and Y are binary inputs, the output is X AND NOT
 137 Y by Table 1. For the rest of the symbols in Fig 1 and the networks in subsequent
 138 figures, the outputs follow from straightforward Boolean logic.

139



140

141 **Fig 1. Logic primitives: AND-NOT, NOT, NOR, NAND.** Each white symbol can be
 142 implemented with a single neuron or with electronic hardware. The gray symbol is

143 commonly used in electronic logic circuit design. **A.** A logic symbol for an AND-NOT
144 gate, or a neuron with one excitatory input and one inhibitory input. **B.** An AND-NOT
145 gate configured as an inverter, i.e., a NOT gate. **C.** A three-input AND-NOT gate, or a
146 neuron with one excitatory input and two inhibitory inputs. **D.** A three-input AND-
147 NOT gate configured as a NOR gate (NOT OR). **E.** The NOR function implemented
148 with an AND gate, or with a spontaneously active neuron and two inhibitory inputs.
149 **F.** The most common symbol for a NAND gate (NOT AND).

150 If the first input to an AND-NOT gate is continuously TRUE, as shown in Fig
151 1B, the output value is NOT X, i.e., the opposite of the input X. Figs 1C and 1D are
152 extensions of Figs 1A and 1B, respectively. The neuron logic for Fig 1C follows from
153 Table 1: if one inhibitory input can suppress one excitatory input, then either one of
154 two inhibitory inputs can suppress the excitatory input. The output for Fig 1D follows
155 from Fig 1C. The neuron output for Fig 1E follows from Fig 1D and the properties that
156 a figure that shows only inhibitory input is assumed to be spontaneously active, and the
157 behavior of a spontaneously active neuron is the same as a neuron with high excitatory
158 input.

159 The logic primitive $\text{NOT}(X \text{ OR } Y)$ is called the NOR operator (for "NOT OR").
160 By De Morgan's law, $\text{NOT}(X \text{ OR } Y)$ is logically equivalent to $(\text{NOT } X) \text{ AND } (\text{NOT}$
161 $Y)$. The latter is the output of Figs 1D and 1E. In simplest terms, these neurons are
162 NOR gates because each neuron is active when it has inhibitory input from neither X
163 *nor* Y.

164 The logic primitive $\text{NOT}(X \text{ AND } Y)$ is called the NAND operator (for "NOT
165 AND"). Fig 1F is the most commonly used symbol for a NAND gate. Like the AND-
166 NOT operator with access to high input, the NOR and NAND operators are


167 functionally complete. They are also two of the most commonly used building blocks
168 in electronic computational systems.

169 **3.3. JK flip-flops**

170 A flip-flop is a memory mechanism that stores one bit of information in an
171 output that is either 0 or 1. This output is the flip-flop *state* or *memory bit*. A change
172 in the state *inverts* the state. The information is stored by means of a brief input signal
173 that determines the output. A distinction is sometimes made between a "flip-flop" and
174 a "latch," with the latter term reserved for asynchronous memory mechanisms that are
175 not controlled by a clock. The more familiar "flip-flop" is used here.

176 The JK flip-flop is the most widely used flip-flop design in electronic
177 computational systems because of its advantageous features. It is called a universal
178 flip-flop because it can be configured to function as an SR (set reset) flip-flop, a D flip-
179 flop, or a T (toggle) flip-flop. It is faster than some other flip-flop designs and does not
180 have propagation delay problems. If the inputs are both high simultaneously, rather
181 than causing an error as in a simpler SR flip-flop, the flip-flop state is inverted because
182 one of the inputs is suppressed by one of the outputs.

183 Fig 2 shows two implementations of the JK flip-flop, which were also given in
184 [3]. The flip-flop's memory bit is labeled M in the diagrams. The inputs S and R are
185 normally low. A brief high input S *sets* the state to $M = 1$, and a brief high input R
186 *resets* it to $M = 0$. Feedback to the output gates maintains a stable state after the input
187 returns to low.
188




189

190 **Fig 2. JK flip-flops.** **A.** A JK flip-flop composed of logic gates from Fig 1 that can be
 191 implemented with neurons or with electronic components. **B.** One of the standard
 192 designs for an electronic JK flip-flop. Each design can be derived from the other by
 193 moving each negation circle from one end of a connection to the other. If a circle is
 194 moved past a branch point to an output, the output is inverted. Moving the negation
 195 circles does not change the logic of the network, but each logic gate in Fig 2A can be
 196 implemented with a single neuron from Fig 1.

197 4. Lamprey central pattern generator

198 Fig 3A shows a schematic of the CPG that controls the undulatory swimming
 199 motion of the lamprey. Fig 3B illustrates the segmental component in standard
 200 engineering form with symbols from Fig 1, which can be implemented by neurons or
 201 electronic hardware. This figure is a modification of the JK flip-flop in Fig 2A.
 202



203

204

Fig 3. Lamprey CPG that coordinates locomotion. A. The brainstem,

205

sensory, and segmental components that generate bursts (adapted from [11]). A single

206

segmental component is shown in the left and right squares. Each neuron symbol

207

represents a group of neurons. Synapses that terminate at a square affect all neurons in

208

that square. The excitatory neuron (E) in each square excites all of the other neurons in

209

that square. The motor neuron (M) controls the muscles on one side of the segment.

210

The commissural inhibitory neuron (I) inhibits all of the neurons in the contralateral

211

square. The lateral neuron (L) inhibits the ipsilateral commissural neuron. The

212

reticulospinal brainstem neurons are phasic (R_{ph}) and tonic (R_t). The sensory neurons

213

include stretch-receptor neurons that are excitatory (SRE) and inhibitory (SRI). **B.** The

214

segmental component in the squares in Fig 3A illustrated in standard engineering form

215

with symbols from Fig 1. Subscripts indicate the left and right sides.

216

This study assumes a somewhat simplified segmental component. As stated

217

above in Fig 3A, single neurons represent groups of neurons. The groups' sizes and

218

organizations of synaptic connections may affect the periods, phases, and burst

219

durations of the neurons. These are some of the details that are uncertain [13, 14].

220 It is also assumed here that only the segmental excitatory neurons (E) receive
221 input from tonic reticulospinal brainstem neurons (R_t), as shown in Fig 3B. Other input
222 to segmental neurons from the brainstem and sensory neurons affect the neurons'
223 oscillation frequency [11], which is proportional to the speed of the lamprey's
224 undulatory wave [11], but it will be shown in the simulations that such external input to
225 the segmental neurons is not necessary for the neurons' states to oscillate.

226 The network composed of four lateral (L) and inhibitory (I) cells in Fig 3 is a
227 modified JK flip-flop. The only difference between this network and the JK flip-flop
228 of Fig 2A is that the inhibitory cells (I) are AND-NOT cells from Fig 1C rather than the
229 NOR cells of Fig 1E that are shown in Fig 2A. When the excitatory input to Fig 1C is
230 high, as shown in Fig 1D, the cell is enabled to function the same as Fig 1E. Possible
231 reasons for this deviation from the JK flip-flop design in Fig 2A were discussed in the
232 introduction.

233 This difference from the standard JK flip-flop design makes the burst durations
234 of the I cells one neuron delay time shorter due to the wait for them to be activated by
235 the E cells, and the burst durations of all the other cells one delay time longer due to the
236 wait for the I cells to inhibit them. The modification does not affect the common
237 period of six delay times shown in the next section.


238 **5. Simulations of the lamprey CPG segmental component**

239 Two simulations of the CPG segmental component in Fig 3B were carried out
240 as described in the Methods section.

241 **5.1. Implementation with neurons**

242 Fig 4 shows an Excel simulation of the CPG segmental component
243 implemented with neurons.

244



245

246 **Fig 4. Simulation of the lamprey segmental network in Fig 3B implemented with**
 247 **neurons.**


248 The graphs in Fig 4 show that the common period of the neurons' simulated
 249 oscillations is six neuron delay times. The two sets of neuron responses in the left and
 250 right sides of the segment have the same oscillations, 180 degrees out of phase. The
 251 motor (M) and lateral (L) neurons on each side have identical graphs because they have
 252 the same inputs, as shown in Fig 3. The graphs show the state changes after each delay
 253 time (as numbered at the top of Fig 4):

- 254 0. Uninhibited by I_R , E_L becomes active. I_R remains inhibited by L_R until L_R
 255 becomes inhibited and E_R becomes active.
- 256 1. E_L excites the other three left cells, which are all uninhibited.
- 257 2. I_L inhibits the right cells, and L_L inhibits I_L . I_L remains inhibited by L_L until L_L
 258 becomes inhibited and E_L becomes active.

- 259 3. Uninhibited by I_L , E_R becomes active.
- 260 4. E_R excites the other three right cells, which are all uninhibited.
- 261 5. I_R inhibits the left cells, and L_R inhibits I_R .
- 262 6. Uninhibited by I_R , E_L becomes active.

263 **5.2. Implementation with electronic components**

264 To verify the simulated neural implementation in Fig 4, a CircuitLab simulation
265 of an electronic implementation of Fig 3B is shown in Fig 5. Because the AND-NOT
266 gate (Fig 1A) is virtually never used as a building block in logic circuit design, it is
267 normally not provided in simulation software. The AND-NOT gate can be
268 implemented with an AND gate and a NOT gate, as shown in Fig 5A. The simulation
269 software assumes a 10 nanosecond delay for each gate, so buffer gates were added
270 wherever Fig 3B indicates excitatory inputs to make a consistent 20 ns delay time for
271 each simulated neuron. The simulated oscillation period of six neuron delay times is
272 therefore 120 ns, which is shown on the Time axis.



273

274 **Fig 5. Simulation of the lamprey segmental network in Fig 3B implemented with**

275 **electronic hardware. A.** The segmental network in Fig 3B implemented with

276 electronic hardware. **B.** A CircuitLab simulation of the electronic implementation.

277 Logic truth values 0 and 1 are customarily represented by 0V and 5V, respectively.

278 The results are identical to the simulated neural implementation shown in Fig. 4.

279

280 **6. Acknowledgements**

281 Simulations were done in Excel and CircuitLab. Figures were created in
282 CircuitLab and MS Paint. The author would like to thank David Garmire, Paul
283 Higashi, Anna Yoder Higashi, Sheila Yoder, and especially Ernest Greene and David
284 Burrell for their support and many helpful comments.

285 **7. References**

- 286 1. Yoder L. Neural Flip-Flops I: Short-Term
287 Memory. bioRxiv. 2020 May 24:403196.
- 288 2. Yoder L. Neural Flip-Flops II: Short-Term Memory and
289 Electroencephalography. bioRxiv. 2020 June 24:168419.
- 290 3. Yoder L. Neural Flip-Flops III: Stomatogastric Ganglion. bioRxiv. 2020 Dec 1:
291 403154.
- 292 4. Yoder L. Relative absorption model of color vision. Color Research &
293 Application. 2005 Aug 1;30(4):252-64.
- 294 5. Yoder L. Explicit Logic Circuits Discriminate Neural States. PloS one. 2009
295 Jan 7;4(1):e4154.
- 296 6. Yoder L. Explicit logic circuits predict local properties of the neocortex's
297 physiology and anatomy. PloS one. 2010 Feb 16;5(2):e9227.
- 298 7. Ayers J, Carpenter GA, Currie S, Kinch J. Which behavior does the lamprey
299 central motor program mediate?. Science. 1983 Sep 23;221(4617):1312-4.

- 300 8. Grillner S, Wallen P, Dale N, Brodin L, Buchanan J, Hill R. Transmitters,
301 membrane properties and network circuitry in the control of locomotion in
302 lamprey. *Trends in Neurosciences*. 1987 Jan 1;10(1):34-41.
- 303 9. Grillner S, Wallen P, Brodin L, Lansner A. Neuronal network generating
304 locomotor behavior in lamprey: circuitry, transmitters, membrane properties,
305 and simulation. *Annual review of neuroscience*. 1991 Mar;14(1):169-99.
- 306 10. Grillner S, Matsushima T. The neural network underlying locomotion in
307 lamprey-synaptic and cellular mechanisms. *Neuron*. 1991 Jul 1;7(1):1-5.
- 308 11. Grillner S, Deliagina T, El Manira A, Hill RH, Orlovsky GN, Wallén P,
309 Ekeberg Ö, Lansner A. Neural networks that co-ordinate locomotion and body
310 orientation in lamprey. *Trends in neurosciences*. 1995 Jan 1;18(6):270-9.
- 311 12. Boyd MR, McClellan AD. Changes in locomotor activity parameters with
312 variations in cycle time in larval lamprey. *Journal of experimental biology*.
313 2002 Dec 1;205(23):3707-16.
- 314 13. Parker D. Complexities and uncertainties of neuronal network function.
315 *Philosophical Transactions of the Royal Society B: Biological Sciences*. 2006
316 Jan 29;361(1465):81-99.
- 317 14. Parker D. Neuronal network analyses: premises, promises and uncertainties.
318 *Philosophical Transactions of the Royal Society B: Biological Sciences*. 2010
319 Aug 12;365(1551):2315-28.
- 320 15. Ekeberg Ö, Grillner S. Simulations of neuromuscular control in lamprey
321 swimming. *Philosophical Transactions of the Royal Society of London. Series*
322 *B: Biological Sciences*. 1999 May 29;354(1385):895-902.

- 323 16. Ijspeert AJ, Kodjabachian J. Evolution and development of a central pattern
324 generator for the swimming of a lamprey. *Artificial life*. 1999 Jul;5(3):247-69.
- 325 17. Kandel E, Schwartz J, Jessell T, Siegelbaum SA, Hudspeth AJ. Principles of
326 neural science. McGraw-Hill Professional. New York, NY. 2013:160.
- 327 18. Eggermann E, Bayer L, Serafin M, Saint-Mleux B, Bernheim L, Machard D,
328 Jones BE, Mühlethaler M. The wake-promoting hypocretin–orexin neurons are
329 in an intrinsic state of membrane depolarization. *Journal of Neuroscience*. 2003
330 Mar 1;23(5):1557-62.